„VLSI“
Suchergebnisse
1.000+ Treffer
-
Guide to DataFlow Supercomputing – Basic Concepts, Case Studies, and a Detailed Example
-
Electroless Deposition: Metal on Graphenated Metal for VLSI Interconnects (Adv. Mater. Interfaces 13/2018)
-
Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation
-
VLSI Implementation of a Fully-Pipelined K-Best MIMO Detector with Successive Interference Cancellation
-
Proceedings of the International Conference on Nano-electronics, Circuits & Communication Systems
-
Leakage Power Reduction in Deep Submicron VLSI Circuits Using Delay-Based Power Gating
-
Efficient Neural Networks and Integrated Circuit Design
-
Fu, K. S. (ed.), VLSI for Pattern Recognition and Image Processing. Berlin‐Heidelberg‐New York‐Tokyo, Springer‐Verlag 1984. XII, 234 S., 114 Abb., DM 59,—. US $ 23.20. ISBN 3‐540‐13268‐6 (Springer Series in Information Sciences 13)
-
Johnson, Mark E. (Ed.): Simulated Annealing (SA) & Optimization: Modern Algorithms with VLSI, Optimal Design, and Missile Defense Applications. In Mathematical and Management Sciences, Volume 8 (1988), Nos 3 & 4. American Sciences Press, Inc., $ 89.75
-
VLSI Fabrication and Principles: Silicon and Gallium Arsenide (Herstellungsverfahren und Prinzipien hochintegrierter Schaltkreise: Silicium und Galliumarsenid). von S. K. Ghandi Wiley & Sons, 2. Auflage (1994). 834 S., 58 £
-
Silizium-Halbleitertechnologie – Grundlagen mikroelektronischer Integrationstechnik
-
Graphen Algorithmen Netze – Grundlagen und Anwendungen in der Nachrichtentechnik
-
Methodologies and Application Issues of Contemporary Computing Framework
-
Optimization Methods in VLSI Design – A Machine-Generated Literature Overview
-
Cellular automata-based framework for yield optimization in VLSI physical design of large-scale benchmark circuits
-
A novel CZP-BC-FLASH ADC using zero phase bubble error robust controller for reliable VLSI circuits
-
Efficient reference frame compression scheme for video coding systems: algorithm and VLSI design
-
VLSI implementation of residue number system based efficient digital signal processor architecture for wireless sensor nodes
-
VLSI implementation of an ultra-low-cost and low-power image compressor for wireless camera networks
-
The algorithm and VLSI architecture of a high efficient motion estimation with adaptive search range for HEVC systems